ASSISTANT COMMISSIONER FOR PATENTS BOX PATENT APPLICATION jc944 U.S. PTO Washington, D.C. 20231

CASE DOCKET NO. YOR920000334US1 Date: October 19, 2000

Sir:

Told Many



Transmitted herewith for filing is the Patent Application of:

Inventors: Jack Oon Chu, David R. DiMilia and Lijuan Huang

For: Layer Transfer of Low Defect SiGe Using an Etch-back Process



Enclosed are:

Express Mail Label No.: EL559661197US Date Deposited: October 19, 2000

X 2 Sheets of Informal Drawings.

A certified copy of a _____ application.

Declaration and Power of Attorney is attached to the application. X

Associate Power of Attorney.

Information Disclosure Statement with form PTO-1449 with references The filing fee has been calculated as shown below:

2:		1	(C	o1.	1)	(Col. 2)
FOR:		NO.	FI	LED		NO. EXTRA
BASIC	FEE					
TOTAL	CLAIMS	42	-	20	=	22
INDEP	CLAIMS	3	-	3	=	0
MULTIPLE DEPENDENT CLAIM PRESENTED						

If the difference in Col. 1 is less than zero, enter "0" in Col. 2.

OTHER	THAN	Α
SMALI	ENT	ĽTY

RATE	FEE	
	\$ 710.00	
x \$ 18 =	\$ 396.00	
x \$ 80 =	\$ 0.00	
+ \$ 270 =	\$ 0.00	
TOTAL	\$ 1,106.00	

x Please charge my Deposit Account No. 09-0468 in the amount

 $\underline{\mathbf{x}}$ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0468. A duplicate copy of this sheet is enclosed.

 \underline{x} Any additional filing fees required under 37 CFR 1.16.

x Any patent application processing fees under 35 CFR 1.17.

Respectfully submitted,

Attorney: Registration No.: 25,933 Tel. (914) 945-3147

IBM CORPORATION INTELLECTUAL PROPERTY LAW DEPT. P.O. BOX 218 YORKTOWN HEIGHTS, NY 10598



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Jack Oon Chu, David R. DiMilia and Lijuan Huang

Serial No.: (to be assigned) Group Art No:

Filed: herewith Examiner:

For: Layer Transfer of Low Defect SiGe Using an Etch-back Process

ASSISTANT COMMISSIONER FOR PATENTS BOX PATENT APPLICATION WASHINGTON, D. C. 20231

EXPRESS MAIL CERTIFICATE

"Express Mail" label number <u>EL559661197US</u>

Date of Deposit October 19, 2000

I hereby certify that the following attached paper or fee:

- 1. Acknowledgment Post Card;
- 2. Application Transmittal Sheet (in duplicate);
- 3. Application with signed Declaration attached;
- 4. Set of two (2) Informal Drawings;
- 5. Assignment Recordation Form cover sheet; and
- 6. Assignment of the Invention to IBM;

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to the

Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231.

Michelle Parra

(Type or print name of person mailing paper or fee)

(Signature of person mailing paper or fee)

NOTE: Each paper must have its own certificate and the "Express Mail" label number as a part thereof or attached thereto. When, as here, the certification is presented on a separate sheet, that sheet must (1) be signed and (2) fully identify and be securely attached to the paper or fee it accompanies. Identification should include the serial number and filing date of the application as well as the type of paper being filed, e.g. complete application, specification and drawings, responses to rejection or refusal, notice of appeal, etc. If the serial number of the application is not known, the identification should include at least the name of the inventor(s) and the title of the invention.

NOTE: The label number need not be placed on each page. It should, however, be placed on the first page of each separate document, such as, a new application, amendment, assignment, and transmittal letter for a fee, along with the certificate of mailing by "Express Mail." Although the label number may be on checks, such a practice is not required. In order not to deface formal drawings it is suggested that the label number be placed on the back of each formal drawing or the drawings be accompanied by a set of informal drawings on which the label number is placed.

DOCKET NO. YOR920000344US1



Layer Transfer of Low Defect SiGe Using an Etch-back Process

J. O. Chu, D. R. DiMilia, L. Huang

FIELD OF INVENTION

5

15

20

This invention relates to transferring a SiGe layer onto a second substrate and forming a new material structure that has emerging applications in microelectronics and optoelectronics. In particular, a strained Si/SiGe layer on an insulator structure is useful for fabricating high speed devices such as complementary metal oxide semiconductor (CMOS) transistors, modulation doped field effect transistors (MODFETs), high electron mobility transistors (HEMTs), and bipolar transistors (BTs); SiGe layer on Si heterostructures can be used to produce photodetectors to provide Si-based far infrared detection for communication, surveillance and medical applications.

BACKGROUND OF THE INVENTION

For applications in microelectronics, high carrier mobilities are desirable. It has been found that electron mobility in strained Si/SiGe channels is significantly higher than that in bulk Si. For example, measured values of electron mobility in strained Si at room temperature are about 3000 cm²/Vs as opposed to 400 cm²/Vs in bulk Si. Similarly, hole mobility in strained SiGe with high Ge concentration (60%~80%) reaches up to 800 cm²/Vs the value of which is about 5 times the hole mobility of 150 cm²/Vs in bulk Si. The use of these materials in state-of-the-art Si devices is expected to result in much higher performances, higher operating speeds in particular. However, the underlying conducting substrate for MODFETs and HBTs or the interaction of the underlying substrate with active device region in CMOS are undesirable features which limit the full implementation of high speed devices. To resolve the problem, an

YOR920000344US1

25

5

insulating layer is proposed to isolate the SiGe device layer from the substrate. Therefore, there is a need for techniques capable of fabricating strained Si/SiGe on insulator materials.

There are two available techniques for making SiGe-On-Insulator (SGOI). One is via SIMOX as reported in a publication by T. Mizuno et al. entitled "High Performance Strained-Si p-MOSFETs on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology," IEDM, 99-934. However, this method has several limits because the oxygen implantation induces further damages in the relaxed SiGe layer in addition to the existing defects caused by lattice mismatch. And, the high temperature anneal (>1100°C) needed to form oxide after the oxygen implantation is detrimental to the strained Si/SiGe layers since Ge tends to diffuse and agglomerate at temperatures above 600°C, this effect becomes more significant when Ge content is higher than 10%.

The second technique of making SiGe on insulator is via selective etching with the aid of an etch stop. In U.S. Pat. No. 5,906,951 by J.O. Chu and K.E. Ismail which issued in May 1999, a method of utilizing wafer bonding and backside wafer etching in KOH with a p**-doped SiGe etch-stop to transfer a layer of strained Si/SiGe on a SOI substrate was described. However, the etching selectivity of SiGe to p**-doped SiGe etch-stop in KOH decreases sharply as the doping level in the etch stop layer is below 10¹⁹/cm³, therefore, the strained Si/SiGe layer may also be subjected to KOH etching if etching could not stop uniformly at the p** SiGe etch-stop layer due to variation of dopants in the p** etch-stop layer. Furthermore, since the SiGe etch-stop layer is heavily doped with boron in the range from about $5x10^{19}$ to about $5x10^{20}$ /cm³, there are chances of auto-doping of the strained Si/SiGe during thermal treatment.

For fiberoptic applications, SiGe/Si heterojunction diodes are a good choice for demodulating 1.3-1.6 um light at 300K. The use of 30% to 50% Ge is suggested to achieve absorption at the desired 1.3-1.6 um wavelength and low defects such as dislocations in the SiGe layer is needed to enhance the photodetector sensitivity. The state-of-the-art technology to achieve SiGe/Si heterojunction diodes with high responsivity, low noise, and fast response is to form a 100-period SiGe/Si strained layer superlattice. However, the alloy then no longer behaves

10

Œ. July Brit The state of the s

With Hill House III.

15

20

25

The invention provides a method capable of transferring a low defect SiGe layer onto a desirable substrate using the etch-back method but without any additional heavily doped etch-stop layer. The key feature of this invention is that a SiGe layer serves both as the layer over which the epitaxial strained Si/SiGe is grown but also as an etch-stop layer itself in some specific etching solutions. In other words, the SiGe layer is a self-etch-stop in this case. As a result, the process of fabricating strained Si/SiGe on insulator or a SiGe/Si heterostucture is greatly simplified and the quality of the strained Si/SiGe or SiGe/Si heterostucture is significantly improved.

SUMMARY OF THE INVENTION

In accordance with the present invention, a method for transferring low defect SiGe bulk layer onto a second substrate and forming strained Si/SiGe on an insulator (SGOI) or SiGe/Si heterostructure is described. This approach comprises the steps of selecting a semiconductor substrate, forming a first expitaxial graded layer of Si_{1-x}Ge_x over the semiconductor substrate, forming a second relaxed Si_{1-y}Ge_y over the first graded Si_{1-x}Ge_x layer, selecting a second substrate, bonding the first substrate to said second substrate to form a joined substrate, grinding and polishing the first substrate from its backside to remove the majority of said first substrate, etching the remaining material of the first substrate and stopping at the Si_{1-x}Ge_x utilizing a SiGe highly selective wet etch process, applying chemical-mechanical planarization (CMP) to remove the defective portion of the graded Si_{1-x}Ge_x layer, smoothing the surface of the Si_{1-x}Ge_x layer by a CMP process step, growing strained Si/SiGe layers over the smoothed surface of the Si_{1-x}Ge_x layer for MOSFET, MODFET, HEMT or BT for microelectronic applications, or growing SiGe photodectors for applications in optoelectronics.

5

The invention provides a method capable of transferring a low defect SiGe layer onto a desirable substrate using the etch-back method but without any additional heavily doped etch-stop layer. The key feature of this invention is that a SiGe layer serves both as the layer over which the epitaxial strained Si/SiGe is grown but also as an etch-stop layer itself in some specific etching solutions. In other words, the SiGe layer is a self-etch-stop in this case. As a result, the process of fabricating strained Si/SiGe on insulator or a SiGe/Si heterostucture is greatly simplified and the quality of the strained Si/SiGe or SiGe/Si heterostucture is significantly improved.

BRIEF DESCRIPTION OF THE DRAWING

The invention is described in more details thereinafter relative to non-limitative embodiments and with reference to the attached drawings, wherein show:

Fig. 1 is a cross section view of the first substrate with epitaxially grown graded $Si_{1-x}Ge_x$ and relaxed $Si_{1-y}Ge_y$ layers.

Fig. 2 is a cross section view of the first semiconductor substrate shown in Fig. 1 bonded to a second substrate with or without an insulator layer.

Fig. 3 is a cross section view of the first substrate shown in Fig. 2 thinned by grinding and polishing from its back side.

Fig. 4 is a cross section view of the remainder of the first substrate shown in Fig. 3 after the step of etching and stopping at the graded Si_{1-x}Ge_x layer by a highly selective wet etching process.

Fig. 5 is a cross section view of the remaining Si_{1-x}Ge_x layer from Fig. 4 polished away and the Si_{1-y}Ge_y layer smoothed with a chemical-mechanical planarization (CMP) process.

Fig. 6 is a cross section view of an epitaxially grown strained Si/SiGe layer or a p-i-n photodetector epitaxially grown over the smoothed Si_{1-y}Ge_y layer from Fig. 5.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The embodiment which will now be described in conjunction with the above drawings relates to the formation of a layer of monocrystalline strained Si/SiGe on an insulator material (SGOI) or a SiGe layer on Si with the aid of planarization of surfaces, wafer bonding and a selective wet etching process using SiGe as the etch-stop layer.

Referring now to Fig. 1, a cross section view of a partial embodiment of the invention is shown comprising a substrate 10 and a plurality of layers 20, 30 and 40. Substrate 10 may be a single crystal material such as Si, SiGe, SiGeC, SiC etc. suitable for forming epitaxial layers thereon. An epitaxial graded layer 20 of Si_{1-x}Ge_x is formed on the upper surface 12 of substrate 10. The upper surface 22 of graded layer 20 is substantially relaxed or completely relaxed. The relaxation may be due to a modified Frank-Read mechanism described by LeGoues et al. in U.S. Pat. No. 5,659,187 which issued on Aug. 19, 1997 and is incorporated herein by reference. A method for forming a graded SiGe layer 20 is described in U.S. Pat. No. 5,659,187 by LeGoues et al. Layer 20 as well as layer 30 (to be described below) may be formed in a UHV CVD process as described in U.S. Pat. No. 5,298,452 by B.S. Meyerson which issued Mar. 29, 1994 and is incorpated herein by reference. In layer 20, the concentration x of Ge may range from zero to a value in the range from 0.2 to 0.5. Layer 20 may have a thickness in the range from about 3,000 angstroms to 1000 nm.

Epitaxial layer 30 is comprised substantially or completely of relaxed Si_{1-y}Ge_y and is formed on upper surface 22 of layer 20. Layer 30 may have a thickness in the range from 200nm to 1000nm. The Ge content y in layer 30 is chosen to match the crystal lattice constant of upper surface 22 of layer 20 such that layer 30 is relaxed or essentially strain free. The Ge content y in layer 30 may be equal to or about the value of x at upper surface 22. The value y may be in the

10

range from about 0.2 to about 0.5. An encapsulation layer 40 may be formed over relaxed layer 30. Encapsulation layer 40 may be formed on upper surface 32 of layer 30 via PECVD, LPCVD, UHV CVD or spin-on techniques. Encapsulation layer 40 may have an upper surface 42. The encapsulation material may be, for example, Si, SiO₂, Poly Si, Si₃N₄, low-k dielectric materials, for example, Diamond Like Carbon (DLC), Fluorinated Diamond Like Carbon (FDLC), a polymer of Si, C, O, and H or a combination of any two or more of the foregoing materials. One example of a polymer of Si, C, O, and H is SiCOH which is described in Serial no. 09/107567 filed Jun. 29, 1998 by Grill et al. entitled "Hydrogenated Oxidized Silicon Carbon Material" (Docket YOR919980245US1) which is incorporated herein by reference. The deposition temperature for forming layer 40 may be below 900°C. The thickness of the encapsulation layer is in the range from about 5nm to about 500nm. Encapsulation layer 40 functions to protect upper surface 32 of layer 30 or to provide an isolation layer.

In Fig. 2, a second substrate 80 is bonded to upper surface 32 of layer 30 or to upper surface 42 of layer 40. Prior to wafer bonding, surface 32 of layer 30 or surface 42 of layer 40 is polished by a Chemo-Mechanical Planarization or Polishing (CMP) process to smooth surface 42 to a planar surface having a surface roughness in root mean square (RMS) in the range from about 0.3 nm to about 1 nm. Substrate 80 which may be a semiconductor such as Si, SiGe, SiGeC, SiC, sapphire, glass, ceramic, or metal and has an upper surface 90 which may be polished as above to provide a smooth upper surface 90 having a RMS in the range from about 0.3 nm to about 1 nm.

For a further description on polishing to reduce surface roughness, reference is made to Serial No. 09/675841 filed Sept. 29, 2000 by D.F. Canaperi et al. entitled "A Method of Wafer Smoothing for Bonding Using Chemo-Mechanical Polishing (CMP)" (Docket No. YOR920000683US1) which is incorporated herein by reference.

25

For a further description on bonding wafers to provide a bonded structure, reference is made to Serial No. 09/675840 filed Sept. 29, 2000 by D.F. Canaperi et al. entitled "Preparation of Strained Si/SiGe on Insulator by Hydrogen Induced Layer Transfer Technique" (Docket No.

25

5

YOR920000345US1) which is incorporated herein by reference. The method of making SGOI by wafer bonding and H-implantation induced layer transfer is described in Serial No. 09/675840. This method can produce SiGe with higher Ge content onto an insulator compared to the prior art. Further, this method can reduce the amount of defects in the SiGe layer due to the elimination of the misfit dislocations compared to the prior art. However, with this method, the transferred SiGe layer is relatively thin (<1um) and transferring a high Ge content layer is still difficult to achieve due to implantation of H and annealing at 500 to 600°C to induce layer transfer.

The top surface 42 of layer 40 shown in Fig. 1 is turned upside down and brought into contact with surface 90 of substrate 80. The two surfaces 42 and 90 are brought together by the wafer bonding approach. The bonded surfaces or 42 and 90 are annealed at a temperature in the range from about 20°C to about 500°C for a time period in the range from about 2 hours to about 50 hours. Another embodiment uses intermediate layers such as Ge, or metal materials which either have a low-melting point or react with silicon to form a silicide such materials may be tungsten (W), cobalt (Co), titanium (Ti) etc. to achieve high bonding strength at anneal temperatures in the range from 100° to 800°C. The anneal can be either a furnace anneal or a rapid thermal anneal (RTA).

Fig. 3 shows the removal of the majority of the first substrate 10 which is in the range from about 600um to about 750um in thickness with a grinding or a combination of grinding and polishing process. The remaining layer 70 of the first substrate 10 has a thickness in the range from about 50um to about 100um.

Fig. 4 shows the removal of layer 70 such as with a wet etching process in a solution of ethylenediamine, pyrocatechol, pyrazine, water (EPPW or EDP) at a temperature in the range from about 90°C to about 120°C or in a solution of 20% KOH at a temperature in the range from about 70 to about 85°C or in another organic Si etch solution of TMAH (tetramethyl ammoniumhydroxide, (CH₃)₄NOH). The etching selectivity of Si (100) to Si_{1-x}Ge_x (y=0.15~0.3) in EPPW is experimentally determined to be in the range of 50-1800. The etching selectivity of

YOR920000344US1

25

Si (100) to Si_{1-x}Ge_x (y=0.2~0.3) in KOH is experimentally determined to be in the range of 350-1280, and the etching selectivity of Si (100) to Si_{1-x}Ge_x (y=0.2~0.3) in TMAH is experimentally determined to be in the range of 50-115. In a prior art of U.S. Pat. No. 5, 476, 813 which issued Dec. 19, 1995 to H. Naruse by a mixed solution of KOH, K₂Cr₂O₇, and propanol is used for selective etching of silicon while stopping at SiGe layer. However, a much lower selectivity of about 17 to 20 is achieved. In our invention, EPPW, KOH or TMAH has a much higher etching rate of Si compared to Si_{1-y}Ge_y (y>0.1), as a result, the etching process stops nicely at the relaxed Si_{1-y}Ge_y without any additional etch-stop layer such as the p⁺⁺ SiGe etch-stop as described in U.S. Pat. No. 5, 906, 951 which issued May 25, 1999 to J.O. Chu et al.

10

5

Fig. 5 shows the cross-section view of a SiGe layer on insulator or a SiGe/Si heterostruture after applying a CMP process step to remove the step-graded Si_{1-x}Ge_x layer 20. The structure has relaxed Si_{1-y}Ge_y layer 30 on top. The chemical-mechanical planarization (CMP) process is used to remove the graded Si_{1-x}Ge_x layer 20 and to adjust the thickness of the transferred relaxed Si_{1-y}Ge_y layer 30. A final touch polishing and cleaning is used to smooth and clean the surface for epitaxial growth of strained Si/SiGe or for the deposition of a layer of n⁺ Si as needed for form a p-i-n photodetector.

In Fig. 6, a layer 60 of strained Si/SiGe or of n⁺ Si is epitaxially grown or formed over SiGe layer 30. For the epitaxial growth of strained Si/SiGe layer, an optional epitaxial SiGe buffer layer 72 over layer 30 may be needed before the growth of the strained Si/SiGe layer 60.

It should be noted in the drawing that like elements or components are referred to by like and corresponding reference numerals.

While there has been described and illustrated a method for forming strained Si or SiGe on SiGe on insulator (SGOI) or strained SiGe/Si heterostructure using wafer bonding and wet etching, it will be apparent to those skilled in the art that modifications and variations are possible without deviating from the broad scope of the invention which shall be limited solely by the scope of the claims appended hereto.

CLAIMS

Having thus described our invention, what we claim as new and desire to secure by Letters Patent are:

1. A method of preparing a relaxed SiGe layer on an insulator and a SiGe/Si heterostructure comprising the steps of:

forming a graded Si_{1-x}Ge_x epitaxial layer on a first single crystalline semiconductor substrate,

forming a relaxed Si_{1-y}Ge_y epitaxial layer over said graded Si_{1-x}Ge_x layer,

smoothing the surface of said relaxed Si_{1-y}Ge_y epitaxial layer to provide a surface roughness in the range from about 0.3 nm to about 1 nm root mean square (RMS),

selecting a second substrate, said second substrate with or without an insulator having a major surface with a surface roughness in the range from about 0.3 nm to about 1 nm RMS,

bonding said top surface of said relaxed Si_{1-y}Ge_y epitaxial layer on said first substrate to the top surface of said second substrate, said step of bonding including the step of annealing to form sufficiently strong bonds across the bonding interface to form a single mechanical structure.

2. The method of claim 1 further including the step of smoothing the upper surface of said relaxed Si_{1-y}Ge_y layer on said second substrate whereby additional epitaxial layers may be grown.

5

15

5

- 3. The method of claim 2 further including the step of growing an epitaxial layer of a material selected from the group consisting of Si_{1-y}Ge_y, Si, SiC, Ge, GeC, and Si_{1-y}Ge_yC.
- 4. The method of claim 3 wherein said Si_{1-y}Ge_y material is selected with a value of y to provide a strained layer or to reduce the bandgap of SiGe to allow absorption of light in the infrared range (>1um in wavelength).
- 5. The method of claim 1 further including the step of removing said first substrate.
- 6. The method of claim 1 wherein said low-defect relaxed Si_{1-y}Ge_y layer on said second substrate has a thickness in the range from about 50nm to about 1000nm as determined by the layer structure formed on said first substrate.
- 7. The method of claim 1 wherein an encapsulation layer of a material selected from the group consisting of Si, SiO₂, Poly Si, and Si₃N₄ is formed on the surface of said relaxed SiGe layer of said first substrate.
- 8. The method of claim 7 wherein said encapsulation layer is formed and annealed at a temperature in the range from about 400°C to about 900°C.
- 9. The method of claim 1 wherein said first substrate is selected from the group consisting of Si, SiGe, SiGeC, SiC, GaAs, or InP.
- 10. The method of claim 1 wherein said said step of smoothing further includes the step of Chemical-Mechanical Planarization (CMP) to smooth said surface of said relaxed Si_{1-y}Ge_y layer to provide a surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 11. The method of claim 1 wherein after said step of forming a relaxed Si_{1-y}Ge_y epitaxial layer further includes the step of forming an encapsulation layer.

YOR920000344US1

5

- 12. The method of claim 11 wherein said said step of smoothing further includes the step of Chemical-Mechanical Planarization (CMP) to smooth the surface of said encapsulation layer to provide a surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 13. The method of claim 1 wherein an insulator layer is formed on said second substrate for the formation of strained Si/SiGe on insulator and a conducting layer is formed on said second substrate for the formation of p-i-n SiGe/Si heterodiodes.
- 14. The method of claim 13 wherein said insulator layer includes a material selected from the group consisting of SiO₂, Si₃N₄, Al₂O₃, LiNbO₃, low-k materials where k is less than 3.2, or the combination of two or more said materials.
- 15. The method of claim 13 wherein said conducting layer includes heavily doped p+ Si or p+ Poly Si.
- 16. The method of claim 13 wherein said insulator layer is formed by a process selected from the group consisting of PECVD, LPCVD, UHVCVD and spin-on techniques.
- 17. The method of claim 13 wherein said insulator layer is formed at a temperature in the range from about 400°C to about 900°C.
- 18. The method of claim 1 wherein said second substrate is selected from the group consisting of Si, SiGe, SiGeC, SiC, GaAs, InP, sapphire, glass, quartz, LiNbO₃, and PLZT.
- 19. The method of claim 1 wherein said smoothed top surface of said first Si_{1-y}Ge_y relaxed layer on said first substrate is brought into intimate contact with said top surface of an insulator layer on said second substrate.

YOR920000344US1

- 20. The method of claim 18 wherein an intermediate agent layer selected from the group consisting of Ge, Al, W, Co, and Ti may be used to enhance the bonding interface.
- 21. The method of claim 1 wherein said step of annealing includes thermal treatment cycles to form a strong bond at said bonded interface, said thermal treatment selected from the group consisting of furnace anneal and/or rapid thermal anneal (RTA).
- 22. The method of claim 21 wherein said step of annealing includes an anneal ambient selected from the group consisting of air, N₂ and Ar.
- 23. The method of claim 21 wherein said step of annealing includes the step of heating to a temperature in the range from about 100°C to about 800°C.
- 24. The method of claim 5 wherein a highly selectively wet etching process is used to remove Si substrate of said first substrate.
- 25. The method of claim 24 wherein EPPW, KOH or TMAH is used as the wet etchant.
- 26. The method of claim 24 wherein the wet etching in EPPW, KOH or TMAH is at a temperature in the range from about 70°C to about 120°C.
- 27. The method of claim 24 wherein said step of Chemo-Mechanical Polishing (CMP) includes removing said step-graded Si_{1-x}Ge_x layer and to polish the exposed Si_{1-y}Ge_y relaxed to provide a smoothness in the range from about 0.3nm to about 1nm.
- 28. The method of claim 24 wherein a relaxed Si_{1-y}Ge_y layer may be epitaxially grown on said top surface of said smoothed relaxed Si_{1-y}Ge_y layer.

5

- 29. The method of claim 26 wherein said step of epitaxially growing said relaxed Si_{1-y}Ge_y layer includes growing to a thickness in the range from about 50nm to about 50nm.
- 30. The method of claim 24 further including the step of growing one of strained Si or strained SiGe or deposition of a n+ Poly Si layer on said smoothed relaxed Si_{1-y}Ge_y layer.
- 31. A multi layer substrate for use in forming integrated circuits comprising: a silicon containing substrate, a silicon oxide layer on said silicon containing substrate, and a relaxed Si_{1-y}Ge_y layer on said silicon oxide layer.
- 32. The multi layer substrate of claim 31 wherein said silicon oxide layer has a buried upper surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 33. The multi layer substrate of claim 31 wherein said relaxed Si_{1-y}Ge_y layer has a buried lower surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 34. The multi layer substrate of claim 31 wherein said silicon oxide layer and said relaxed Si_{1-y}Ge_y layer are chemically bonded together.
- 35. The multilayer substrate of claim 34 wherein said silicon oxide layer bonded to said relaxed Si_{1-y}Ge_y layer has a buried surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 36. The multi layer substrate of claim 31 wherein said relaxed Si_{1-y}Ge_y layer has a value y in the range from about 0.2 to about 0.5.


- 37. The multi layer substrate of claim 31 further including a strained epitaxial silicon containing layer on said relaxed Si_{1-y}Ge_y layer.
- 38. A multi layer substrate for use in forming integrated circuits comprising: a silicon substrate, and a relaxed Si_{1-y}Ge_y layer on said silicon substrate, said relaxed Si_{1-y}Ge_y layer chemically bonded to said silicon substrate.
- 39. The multi layer substrate of claim 38 wherein said relaxed Si_{1-y}Ge_y layer has a buried lower surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 40. The multi layer substrate of claim 38 wherein said silicon substrate bonded to said relaxed Si_{1-y}Ge_y layer has a buried surface roughness in the range from about 0.3 nm to about 1 nm RMS.
- 41. The multi layer substrate of claim 38 wherein said relaxed Si_{1-y}Ge_y layer has a value y in the range from about 0.2 to about 0.5.
- 42. The multi layer substrate of claim 38 further including a strained epitaxial silicon containing layer on said relaxed Si_{1-y}Ge_y layer.


Layer Transfer of Low Defect SiGe Using an Etch-back Process


ABSTRACT OF THE INVENTION

A method for forming strained Si or SiGe on relaxed SiGe on insulator (SGOI) or a SiGe on Si heterostructure is described incorporating growing epitaxial Si_{1-y}Ge_y layers on a semiconductor substrate, smoothing surfaces by Chemo-Mechanical Polishing, bonding two substrates together via thermal treatments and transferring the SiGe layer from one substrate to the other via highly seletive etching using SiGe itself as the etch-stop. The transferred SiGe layer may have its upper surface smoothed by CMP for epitaxial deposition of relaxed Si_{1-y}Ge_y, and strained Si_{1-y}Ge_y depending upon composition, strained Si, strained SiC, strained Ge, strained GeC, and strained Si_{1-y}Ge_yC or a heavily doped layer to make electrical contacts for the SiGe/Si heterojunction diodes.


YOR920000344US1 RMT J. Chu et al. 1/2









YOR920000344US1 RMT J. Chu et al. 2/2







DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Layer Transfer of Low Defect S	iGe Using an Etch-back Process					
the specification of which (chec	ck one)					
X is attached hereto.						
was filed on as United States Application Number						
or PCT International App	lication Number					
and was amended on	(if applicable	e)				
I hereby state that I have revie the claims, as amended by any am		of the above identified specif	ication, including			
I acknowledge the duty to disclo accordance with Title 37, Code of	ose information which is material of Federal Regulations, Section 1	to the patentability of this56.	application in			
I hereby claim foreign priority foreign application(s) for pater which designated at least one cobject checking the box, any foreign application, having a filing data	at or inventor's certificate, or ountry other than the United Stat application for patent or inver	\$365(a) of any PCT Internation es, listed below and have also tor's certificate, or PCT Inte	al application identified below, ernational			
Prior Foreign Application(s)			Priority Claimed			
(Number)	(Country)	(Day/Month/Year Filed)	Yes No			
(Number)	(Country)	(Day/Month/Year Filed)	Yes No			
(Number)	(Country)	(Day/Month/Year Filed)	Yes No			
Ishereby claim the benefit under	35 U.S.C. §119(e) of any United	States provisional applicatio	n(s) listed below.			
(Application Number)	(Filing Date)					
i con in						
(Application Number) Thereby claim the benefit under	(Filing Date)					
of the claims of this application in the manner provided by the finaterial to the patentability of date of the prior application an	rst paragraph of 35 U.S.C. §112, this application as defined in d the national or PCT internatio	I acknowledge the duty to dis 37 CFR \$1.56 which occurred be nal filing date of this applic	close information tween the filing ration:			
(Application Serial No.)	(Filing Date)	(Status) (patented, pendi				
(Application Serial No.)	(Filing Date)	(Status) (patented, pendi	-			
I hereby declare that all statem information and belief are beliet that willful false statements an Section 1001 of Title 18 of the of the application or any patent	ved to be true; and further that d the like so made are punishabl United States Code and that will	these statements were made wi e by fine or imprisonment, or	th the knowledge both, under			
POWER OF ATTORNEY: As a named i this application and transact al registration number).	nventor I hereby appoint the fol 1 business in the Patent and Tra	lowing attorney(s) and/or agen demark Office connected therew	t(s) to prosecute ith (list name and			
Manny W. Schecter (Reg. 31,72 26,914), Edward A. Penningtor (Reg. 18,753), Richard M. Lud (Reg. 31,596), Louis P. Herzk (Reg. 29,551), Daniel P. Morr 39,835), Robert M. Trepp (Reg (Reg. 43,602).	n (Reg. 32,588), John E. Hoel dwin (Reg. 33,010), Marc A. E derg (Reg. 41,500), Marian Un ris (Reg. 32,053), Louis J. P	(Reg. 26,279), Joseph C. R rlich (Reg. 39,966),Douglas derweiser (Reg. 46,134), St ercello (Reg. 33,206), Davi	edmond, Jr. W. Cameron ephen C. Kaufman d M. Shofi (Reg.			
Send Correspondence to: Robert P.O. B	M. Trepp, IBM CORPORATION, Inte	llectual Property Law Dept. rk 10598				
Direct Telephone Calls to: (name	and telephone number) Robert M	. Trepp (914) 945-3147				
Jack Oon Chu						
Full name of sole of first	inventor	10-19-0	0			
Inventor's Signature		Date				
44 Shelbourne Lane, Manha Residence	sset Hills, New York 11040)				
<u>USA</u> Citizenship						
Same as above						

Post Office Address

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

David R. DiMilia	
Full name of second joint inventor, if any	
Named A: Makes	10-19-00
Inventor's signature	Date
14 Marion Avenue, Wappingers Falls, New York 12590 Residence	
USA Citizenship	
Same as above Post Office Address	
Lijuan Huang Full name of third joint inventor, if any	
Full name of third joint inventor, if any	10/19/00
- though	10/11/00
Inventor's Signature	Date /
98 Hillside Place, #2, Tarrytown, New York 10591 Residence	
Reople's Republic of China	
Citizenship Same as above	
Post Office Address	
Full name of fourth joint-inventor, if any	
Inventor's signature	Date
Residence	
Citizenship	
Post Office Address	
Full name of fifth joint inventor, if any	
Inventor's Signature	Date
Residence	
Citizenship	
Post Office Address	
Full name of sixth joint-inventor, if any	
Inventor's signature	Date
Residence	
Citizenship	
Post Office Address	